Abstract-Modern resolver-to-digital converters (RDCs) are typically implemented using DSP techniques to reduce hardware footprint and enhance system accuracy. However, in such implementations, both resolver sensor and ADC channel unbalances introduce significant errors, particularly in the speed output of the tracking loop. The frequency spectrum of the output error is variable depending on the resolver mechanical velocity. This paper presents the design of an autotuning output filter based on the interpolation of precomputed filters for a DSP-based RDC with a type-II tracking loop. A fourth-order peak and a second-order high-pass filter are designed and tested for an experimental RDC. The experimental results demonstrate significant reduction of the peak-to-peak error in the estimated speed.
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I. INTRODUCTION

R
ESOLVERS are rotating transformers providing a robust and cost-effective means for angular position measurement and speed tracking in various applications, such as industrial drives, brake systems, robots, machine tools, radars, and avionics [1] - [3] . Many industrial applications using asynchronous drives (ASDs) still rely on encoders and resolvers because of their ability to reject common-mode noise typically caused by pulsewidth-modulated (PWM) converters employed in ASDs [4] . A resolver-to-digital converter (RDC) is a nonlinear observer required to convert the analog signals of the resolver into digital signals for the position and speed estimations. Modern RDCs are implemented in DSP microcontrollers, resulting in significant hardware reduction [1] , [4] , [5] . Closedloop implementations of RDC typically use a type-II tracking loop (such as in [2] , [5] , and [6] ). They are more advantageous than open-loop implementations (such as in [1] , [4] , [7] , [8] since they provide speed estimation along with position estimation and exhibit robust stability properties. A major challenge in the RDC design is the elimination of resolver signal errors introduced by resolver quadrature and coil imbalances, amplifier imbalances, ADC offsets, and ambient and quantization noise [3] , [5] - [14] . These errors appear in the speed output of the RDC as oscillations of a frequency that is an integer multiple of the resolver mechanical frequency of rotation (e.g., a harmonic) and of a magnitude that is proportional to the resolver speed [12] - [14] . Calibration methods to deal with these errors based on the least squares as in [3] are more suitable for open-loop systems. Self-tuning methods applied in angle tracking observers such as the one discussed in [9] assume a predefined mathematical expression of the resolver signals, where the magnitude and angle imbalances, as well as the signal dc offset, are used as the parameters of the signal equation. These parameters are then estimated online, and the estimated values are subsequently used to estimate the resolver position and speed. The works in [5] , [10] , and [11] successfully deal with the second harmonic output oscillations introduced by quadrature, coil imbalance, and amplifier gain errors. The technique employs two synchronously rotating frames (SRFs) based on Park's transformation for the positive and negative sequences. A low-pass filter (LPF), necessary for filtering the excitation frequency, is placed at the speed output, outside the tracking loop; the filter is required to have a low-enough passband in order that, at low resolver speeds, it effectively filters the oscillations on the RDC speed output due to aforementioned resolver errors. In systems where the RDC speed output is used as a feedback for motor control, the LPF can introduce a significant phase lag, limiting the stability of the control loop. In addition, the algorithm deals only with the second harmonic: The effect of higher order harmonics in the RDC error e M , while it is limited in the position outputθ m due to the two integrations between e M andθ m , may become significant in the speed outputω m due to only one integration between e M andω m (see Fig. 1 ). This is especially so at high RDC speeds since the magnitude of the error harmonics is proportional to the resolver speed [12] - [14] . This, therefore, may require additional pairs of SRF at higher than the second-order harmonic frequency, which will add a significant computational overhead due to the complex transformation computations required by each rotating frame.
In this paper, we present a DSP-based RDC implementation incorporating a type-II tracking loop. Novel autotuning filters are proposed to mitigate the resolver signal error on the speed estimation without adding phase lag into the control loop. The filter design is independent of any particular mathematical representation of the resolver signals. The implementation of the proposed filters on practical DSP's requires only minimal computation time and memory size. Simulation and experimental results show that the developed RDC exhibits a stable and fast response with good precision for the estimated speed.
II. DESIGN OF THE AUTOTUNING FILTERS
RDC Tracking Loop:
The representation of the DSPresolver system is shown in Fig. 1 , [6] . A sinusoidal-PWM signal is generated by the DSP microcontroller and filtered by a third-order Butterworth LPF. The resulting sinusoidal signal is used to drive the resolver output. The resolver output signals are conditioned and level-shifted by G 2 before they are fed to the ADC channels where they are sampled at a rate of multiple times of the excitation frequency. The operations of sampling and demodulation are synchronized with the PWM reference signal after a fixed phase shift to match the delay introduced by the external circuits.
The mathematical model of the resolver is discussed in [11] . With reference to Fig. 1 , the quadrature voltages of an ideal resolver are
where e C , e S are determined by k = 0 and 1, respectively; V is a constant that is determined by the resolver construction and the excitation magnitude; sin(ωt) is the excitation signal; and θ m is the mechanical position of the resolver, i.e., θ m = ω m . With reference to the same figure, the demodulated control error signal e M is given in (2) (normalized by (V /2)) [11] 
If θ m =θ m is very small (a condition met near the lock state), (2) is approximated as With reference to Fig. 1 , the control error e M is filtered through a lead compensator and two discrete integrators. The lead compensator improves the loop stability. The compensator is designed based on the Nelder-Mead simplex method [15] , which is available in MATLAB for nonlinear systems [16] , [17] . Resolver Signal Errors: Coil imbalance, amplifier gain imbalance, and dc offsets are the most significant sources of resolver signal error, which may introduce estimation errors in the RDC output [1] , [5] , [6] , [12] - [14] . We describe these errors onto the resolver signals in (1), adding a constant voltage v dc to both e S , e C representing the dc offset and the term v g sin(ωt) cos(θm) on e C representing coil and amplifier gain imbalances (called the gain error), where v g is a constant depending on the degree of imbalance [13] , [14] . The resolver signals modified by the above terms are given as follows:
Approaching the steady state, θ m ≈ ω m t, and the normalized control error e M becomes
The spectrum of the control error in (6) is shown in Fig. 2 . The high-frequency terms can be easily filtered from the output by the LPF. The low-frequency terms, however, can introduce significant oscillations, particularly on the estimated speed. Low-frequency harmonic terms on the order of 4ω m , 6ω m , . . . with lower magnitudes may be also present due to the quadrature imbalance. To deal with the low-frequency terms, a selftuning filter is proposed for G o .
Design of the Speed Output Filter G o : With reference to Fig. 1 , the two integrators in the forward loop provide sufficient damping to the high-frequency oscillatory terms in the speed and position responses introduced by the dc offset and gain error. However, they do not have the same effect on the low-frequency oscillatory terms introduced by the gain error, particularly for the speed response. The speed output filter G o is designed to deal with the remaining oscillatory terms. Since these oscillations are harmonics of ω m , as shown in Fig. 2 , a filtration scheme with autotuning properties should be most effective. In this paper, two different design approaches are presented resulting in: (a) an autotuning peak filter; and (b) an autotuning high-pass filter. The filter designs are presented next. a) Autotuning peak filter: The autotuning peak filter is shown in Fig. 3 . The idea is to utilize this filter to estimate the instantaneous amplitude of the speed harmonicĥ and then subtractĥ from the unfiltered speed estimationω m to eliminate the harmonic.
Unfiltered speed estimationω m can be represented, as shown in (7), where the second term is the oscillations introduced by the nth harmonic. By computing the filter center frequency f center , according to (8) , the output of the filterĥ is then given by (9) , where the error term e tuning is present due to the mismatch between f center of the filter and the frequency of the nth harmonic as a result of the second term in (8) . Perfect cancelation can be only achieved if the autotuning peak filter has a frequency response with 0
• phase shift and 0-dB magnitude at the frequency of the harmonic to be eliminated. Since this is practically impossible, it is therefore necessary to design the autotuning filter with a sufficient bandwidth to tolerate the error in the estimated harmonic frequency, such that e tuning in (9) is reduced to a very small valuē
In the discrete implementation of the filter, the maximum step size for updating f center should be limited. A large step size for f center may introduce oscillations in the filter response since the filter transfer function parameters will also change rapidly [18] . Alternatively, instead of defining a maximum step size, f center can be tuned by passing (8) to a moving average or an LPF. This will limit the step size and also attenuate the harmonic term in (8) , which, in turn, will significantly reduce e tuning . For computational efficiency, it is recommended to design offline a number of fixed peak filters for different values of f center in the range of the RDC operation. These filters are then used in real time to derive a new peak filter with the new center frequency computed from (8) by interpolating between the poles of the fixed filters. For example, assume that two peak filters of fourth order have been designed with transfer function H 1 and H 2 given in (10) for i = 1 and 2, respectively. The filters have the same bandwidth, and their center frequencies are respectively f c1 and f c2 . The interpolated filter transfer function H 3 is given in (10) for i = 3, and its poles are given in (11) and (12), where the center frequency f c3 is given by (8)
where p ij = r ij e i∝ ij . The interpolated filter parameters are given by
To illustrate the accuracy of the procedure used for interpolation, Fig. 4 shows the magnitude and phase of two filters H 1 and H 2 with f c1 and f c2 equal to 300 and 500 Hz, respectively. In Fig. 5 , H 1 and H 2 have been used to interpolate a new filter H 3 with f c3 equal to 350 Hz based on (10)- (12) . Note the accuracy of the interpolated filter in Fig. 5 , having nearly 0-dB magnitude and 0.6
• phase at the tune frequency. With this scheme, an additional autotuning peak filter is needed for each additional harmonic to be eliminated. An LPF with a high cutoff frequency may be added, as shown in Fig. 3 , to filter high-frequency disturbances such as white and impulsive noise introduced, respectively, from the ADC quantization errors and ground currents from adjacent operating equipment. Having a high cutoff frequency, this LPF will not introduce a significant phase lag for control purposes. Furthermore, the LPF is necessary when the resolver carrier frequency is not significantly larger than the tracking loop bandwidth. In this case, the magnitude of the demodulation terms is significant and the single integration before the speed output is not sufficient to eliminate them from the speed response.
b) Autotuning high-pass filter: An autotuning high-pass filter of second order is shown in Fig. 6 . The filter passband frequency f pass [18] is proportionally increased to the resolver speed through the tuning function given in (13) . This function uses the estimated resolver speed before filtration as the only tuning parameter and ensures inclusion of the harmonics in the passband of the filter, within which the phase shift is approximately zero. Similar to the previous design, the estimated harmonic amplitude is subtracted from the unfiltered speed estimation to eliminate the harmonic
Given the offline-designed filters H 1 and H 2 with a transfer function given by (14) for i = 1 and 2, respectively, the interpolated filter H 3 has a transfer function given by (14) for i = 3, and its parameters are given by (15)-(17)
where p i = r i e i∝ i , and
III. EXPERIMENTAL RESULTS
The hardware setup is shown in Fig. 7 . The RDC was implemented on a 32-bit DSP microcontroller operating with a 150-MHz clock. With reference to Fig. 1 , the resolver excitation is derived from the PWM module of the DSP device. For this purpose, a two-level switching waveform of 42 switching operations per 10-kHz cycle was employed. The switching pattern in the waveform is a PWM signal designed using the method of selective harmonic elimination in order to eliminate up to the 19th harmonic [19] so that no low-order harmonics will be present in the resolver output. The DSP microcontroller used in this paper allows to directly load memory data to the registers of the PWM module via direct memory access (DMA). This has been exploited to achieve 0 CPU load for the generation of the PWM pulses. The PWM switching times are stored (in terms of clock cycles) in the memory. The PWM qualifier is initiated to trigger a DMA transfer after a comparison event is true. Therefore, after each PWM switching operation, the DMA is triggered to update the comparator register to the next switching event from the stored switching times. With the DSP clocked at 150 MHz and using an ADC sampling and loop evaluation rate of 40 kHz, the maximum CPU load for the entire RDC algorithm without an output filter is 9.8%.
Unfiltered Output: Initially, the RDC is tested using a fixed LPF for G o without autotuning properties for the purpose of filtering high-frequency noise. Subsequently, the RDC response to a step position input was derived: The motor position was varied manually from −120
• to +120
• with steps of 30
• . At each step, the RDC was engaged for the estimation. The position output responses to each step are shown in Fig. 8 . The estimation error varies at different positions with the maximum error of ±0.1
• occurring at the position of about 90
• . Next, the RDC is engaged while the motor is running at 10 920 r/min. Fig. 9 shows the position output response, and Fig. 10 shows the speed output response. The overshoot is relatively high due to the difference between the initial position estimation of the RDC, which is assumed zero, and the actual resolver position. The oscillation in the speed output is due to resolver signal error and has a peak-to-peak value of ±4.5% of the steady-state speed. Finally, the dynamic response of the RDC was evaluated by engaging the RDC at the onset of a motor constant acceleration value from zero to the maximum of 10 920 r/min. The speed output response is shown in Fig. 11 . The same steady-state error is observed. a) Response with an autotuning peak filter: Now, a fourthorder autotuning peak filter with a passband of 200 Hz is designed for the speed output filter G 0 (z). After engaging G 0 (z), the peak-to-peak error in speed estimation has dropped from ±4.5% to ±0.75%, as shown in Figs. 12 and 13 . With the DSP microcontroller clocked at 150 MHz, the maximum CPU load for the entire RDC algorithm is 24.2%, which includes 14% for the output filter G 0 (z).
b) Response with an autotuning high-pass filter: A second-order autotuned HP filter was designed for G 0 (z) based on (14)- (17) in order to deal with the multiple output harmonics noticeable in the speed output. The filter gain of its passband is Step speed at 10 920 r/min: Autotuning peak filter. Fig. 13 . Tracking of the dc motor speed during motor acceleration using an autotuning peak filter.
TABLE I AUTOTUNING PEAK AND HP FILTER COMPARISON
A pass = 0.001 dB. The step speed response and the response under motor acceleration are shown in Figs. 12 and 13 , respectively. The peak-to-peak error is ±1%.
This filter has lesser damping performance than the peak filter; however, it only adds 7.9% to the CPU load. In addition, a single HP filter can be designed to deal with multiple harmonics, making this filter an attractive alternative solution, if CPU load is critical. Finally, using lookup tables with the interpolated parameter values in (15)- (17) , the CPU load can be further decreased to 4%. Table I compares the overall RDC performance under each filter type.
IV. CONCLUSION AND DISCUSSION
This paper has presented an RDC design using autotuning filters at the speed output to damp harmonic oscillations due to resolver signal errors. The design method is independent of any signal model or parameter estimation of the resolver. Of the two filter types presented in this paper, the autotuning peak filter requires more CPU load, but it is very effective around a narrow frequency band. Therefore, multiple peak filters are needed if multiple frequency bands are present in the speed output. The autotuning high-pass filter is a simpler alternative design, resulting in slightly less damping performance but a lower CPU load and an extended frequency range.
Finally, the above autotuning filters can be also used to filter the position estimation. However, due to the negligible position estimation error, in contrast with the significant error in speed, a position filter was not implemented in this paper.
